Register now for FREE hands-on session on VLSI Design using Verilog HDL



Price : Free
Date : August 16, 2018
Location : Kalena Agrahara

Title – Register now for FREE hands-on session on VLSI Design using Verilog HDL 

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Click here to book your slot or call at 7406483555 .

Limited seats. Hurry up!!

Workshop Topic: VLSI Design using Verilog HDL

Speaker: Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia) 

Date: Sun, 02/Sep/2018

Time :9:00 AM to 1:00 PM

Venue :Maven Silicon


•Overview of VLSI Design

1.IPs, Chips and SoCs

2.SoC Design


•RTL Design using Verilog HDL

1.Verilog Language Concepts

2.Verilog language basics and constructs

3.Verilog Abstraction levels

4.Data Types and Operators

•Verilog RTL coding Style – Summary

•Verilog Labs – Hands on Session

•Q & A Session

Take away:

•Participation Certificate

•Scholarship Coupon

Venue – # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076

Mention when calling the seller to get a good deal


  1. Use a safe location to meet seller
  2. Avoid cash transactions
  3. Beware of unrealistic offers
  4. This site is never involved in any transaction, and does not handle payments, shipping, guarantee transactions, provide escrow services, or offer "buyer protection" or "seller certification".